没有公告
韩国的Asic introduction: clock tree, crosstalk, synthesis
再来一些后段的课题把:clock tree synthesiscrosstalk in layout designlogic layout synthesis